Sparse Matrix Assembly on the GPU Through Multiplication Patterns

Zayer, Rhaleb; Steinberger, Markus; Seidel, Hans-Peter

doi:10.1109/HPEC.2017.8091057

Item

ITEM ACTIONSEXPORT

Add to Basket

Please note that a newer version of this item is available:
https://pure.mpg.de/pubman/item/item_2530441_2

DetailsSummary

Released

Conference Paper

Sparse Matrix Assembly on the GPU Through Multiplication Patterns

MPS-Authors

/persons/resource/persons45789

Zayer, Rhaleb
Computer Graphics, MPI for Informatics, Max Planck Society;

/persons/resource/persons45449

Seidel, Hans-Peter
Computer Graphics, MPI for Informatics, Max Planck Society;

External Resource

No external resources are shared

Fulltext (restricted access)

There are currently no full texts shared for your IP range.

Fulltext (public)

There are no public fulltexts stored in PuRe

Supplementary Material (public)

There is no public supplementary material available

Citation

Zayer, R., Steinberger, M., & Seidel, H.-P. (2017). Sparse Matrix Assembly on the GPU Through Multiplication Patterns. In IEEE High Performance Extreme Computing Conference (pp. 1-8). Piscataway, NJ: IEEE. doi:10.1109/HPEC.2017.8091057.

Cite as: https://hdl.handle.net/21.11116/0000-0000-3B33-5

Abstract

There is no abstract available