de.mpg.escidoc.pubman.appbase.FacesBean
English
 
Help Guide Disclaimer Contact us Login
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT

Released

Conference Paper

Design and Verification of Supervisory Controller of High-Speed Train

MPS-Authors
http://pubman.mpdl.mpg.de/cone/persons/resource/persons84227

Son,  HI
Department Human Perception, Cognition and Action, Max Planck Institute for Biological Cybernetics, Max Planck Society;

Locator
There are no locators available
Fulltext (public)
There are no public fulltexts available
Supplementary Material (public)
There is no public supplementary material available
Citation

Yoo, S., Lee, D., & Son, H. (2001). Design and Verification of Supervisory Controller of High-Speed Train. In IEEE International Symposium on Industrial Electronics (ISIE 2001) (pp. 1290-1295). Piscataway, NJ, USA: IEEE Operations Center.


Cite as: http://hdl.handle.net/11858/00-001M-0000-0013-E366-5
Abstract
A high-level controller, supervisory controller, is required to monitor, control, and diagnose the low-level controllers of the high-speed train. The supervisory controller controls low-level controllers by monitoring input and output signals, events, and the high-speed train can be modeled as a discrete event system (DES). The high-speed train is modeled with automata, and the high-level control specification is defined. The supervisory controller is designed using the high-speed train model and the control specification. The designed supervisory controller is verified and evaluated with simulation using a computer-aided software engineering (CASE) tool, Object GEODE