de.mpg.escidoc.pubman.appbase.FacesBean
Deutsch
 
Hilfe Wegweiser Impressum Kontakt Einloggen
  DetailsucheBrowse

Datensatz

DATENSATZ AKTIONENEXPORT

Freigegeben

Konferenzbeitrag

Modeling a hardware synthesis methodology in Isabelle

MPG-Autoren
http://pubman.mpdl.mpg.de/cone/persons/resource/persons44075

Basin,  David A.
Programming Logics, MPI for Informatics, Max Planck Society;

http://pubman.mpdl.mpg.de/cone/persons/resource/persons44446

Friedrich,  Stefan
Programming Logics, MPI for Informatics, Max Planck Society;

Externe Ressourcen
Es sind keine Externen Ressourcen verfügbar
Volltexte (frei zugänglich)
Es sind keine frei zugänglichen Volltexte verfügbar
Ergänzendes Material (frei zugänglich)
Es sind keine frei zugänglichen Ergänzenden Materialien verfügbar
Zitation

Basin, D. A., & Friedrich, S. (1996). Modeling a hardware synthesis methodology in Isabelle. In J. von Wright, J. Grundy, & J. Harrison (Eds.), Theorem Proving in Higher Order Logics. 9th International Conference, TPHOLs'96 (pp. 33-50). Berlin, Germany: Springer.


Zitierlink: http://hdl.handle.net/11858/00-001M-0000-0014-ABEC-A
Zusammenfassung
Formal synthesis is a methodology developed at Kent for combining circuit design and verification. We have reinterpreted this methodology in ISABELLE's theory of higher-order logic so that circuits are synthesized using higher-order resolution. Our interpretation simplifies and extends formal synthesis both conceptually and in implementation. It also supports integration of this development style with other synthesis methodologies and leads to techniques for developing new classes of circuits, e.g., recursive descriptions of parameterized circuits.