English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT

Released

Conference Paper

Towards Hardware Implementation of Loop Subdivision

MPS-Authors
/persons/resource/persons44138

Bischoff,  Stephan
Computer Graphics, MPI for Informatics, Max Planck Society;

/persons/resource/persons44805

Kobbelt,  Leif P.
Computer Graphics, MPI for Informatics, Max Planck Society;

/persons/resource/persons45449

Seidel,  Hans-Peter       
Computer Graphics, MPI for Informatics, Max Planck Society;

External Resource
No external resources are shared
Fulltext (restricted access)
There are currently no full texts shared for your IP range.
Fulltext (public)

loop_render1.pdf
(Preprint), 852KB

Supplementary Material (public)
There is no public supplementary material available
Citation

Bischoff, S., Kobbelt, L. P., & Seidel, H.-P. (2000). Towards Hardware Implementation of Loop Subdivision. In S. N. Spencer (Ed.), Proceedings of 2000 ACM SIGGRAPH/Eurographics Workshop on Graphics Hardware (pp. 41-50). New York, NY: ACM.


Cite as: https://hdl.handle.net/11858/00-001M-0000-000F-3500-C
Abstract
We present a novel algorithm to evaluate and render Loop subdivision
surfaces. The algorithm exploits the fact that Loop subdivision
surfaces are piecewise polynomial and uses the forward difference
technique for efficiently computing uniform samples on the limit
surface. The main advantage of our algorithm is that it only
requires a small and constant amount of memory that does not depend
on the subdivision depth. The simple structure of the algorithm
enables a scalable degree of hardware implementation. By low-level
parallelization of the computations, we can reduce the critical
computation costs to a theoretical minimum of about one {\tt
float[3]}-operation per triangle.