English
 
Help Privacy Policy Disclaimer
  Advanced SearchBrowse

Item

ITEM ACTIONSEXPORT
 
 
DownloadE-Mail
  Modeling a Hardware Synthesis Methodology in Isabelle

Basin, D. A., & Friedrich, S. (1999). Modeling a Hardware Synthesis Methodology in Isabelle. Formal Methods in Systems Design, 15(2), 99-122.

Item is

Files

show Files

Locators

show

Creators

show
hide
 Creators:
Basin, David A.1, Author           
Friedrich, Stefan1, Author           
Affiliations:
1Programming Logics, MPI for Informatics, Max Planck Society, ou_40045              

Content

show
hide
Free keywords: -
 Abstract: Formal Synthesis is a methodology developed at Kent for combining circuit design and verification, where a circuit is constructed from a proof that it meets a given formal specification. We have reinterpreted this methodology in Isabelle's theory of higher-order logic so that circuits are incrementally built during proofs using higher-order resolution. Our interpretation simplifies and extends Formal Synthesis both conceptually and in implementation. It also supports integration of this development style with other proof-based synthesis methodologies and leads to techniques for developing new classes of circuits, e.g., recursive descriptions of parametric designs.

Details

show
hide
Language(s): eng - English
 Dates: 2010-03-121999
 Publication Status: Issued
 Pages: -
 Publishing info: -
 Table of Contents: -
 Rev. Type: Peer
 Identifiers: eDoc: 519766
Other: Local-ID: C1256104005ECAFC-5905BB1B99B7B7E7C12568B200457274-BasinFriedrichVeritas
 Degree: -

Event

show

Legal Case

show

Project information

show

Source 1

show
hide
Title: Formal Methods in Systems Design
Source Genre: Journal
 Creator(s):
Affiliations:
Publ. Info: -
Pages: - Volume / Issue: 15 (2) Sequence Number: - Start / End Page: 99 - 122 Identifier: -